Part Number Hot Search : 
C1050 2SC60 8A2E48BN C244D TPS2409 30002 P600A07 PCDA02
Product Description
Full Text Search
 

To Download CY22392 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 1CY2295
CY22392
Three-PLL General Purpose FLASH Programmable Clock Generator
Features
* Three integrated phase-locked loops * Ultra Wide Divide Counters (8-bit Q, 11-bit P, and 7-bit Post Divide) * Improved Linear Crystal Load capacitors * Flash programmability * Field programmable * Low-jitter, high-accuracy outputs * Power-management options (Shutdown, OE, Suspend) * Configurable Crystal drive strength * Frequency Select via 3 external LVTTL Inputs * 3.3V operation * 16-pin TSSOP packages * CyClocksRTTM Support * Non-Volatile programming enables easy customization, ultra-fast turnaround, performance tweaking, design timing margin testing, inventory control, lower part count, and more secure product supply. In addition, any part in the family can also be programmed multiple times which reduces programming errors and provides an easy upgrade path for existing designs. * In-house programming of samples and prototype quantities is available using the CY3672 FTG Development Kit. Production quantities are available through Cypress Semiconductor's value added Distribution partners or by using third party programmers from BP Microsystems, HiLo Systems, and others. * Performance suitable for high-end multimedia, communications, industrial, A/D Converters, and consumer applications. * Supports numerous low-power application schemes and reduces EMI by allowing unused outputs to be turned off. * Adjust Crystal Drive Strength for compatibility with virtually all crystals. * 3-Bit External Frequency Select Options for PLL1, CLKA, and CLKB. * Industry-standard supply voltage. * Industry-standard packaging saves on board space. * Easy to use software support for design entry.
Benefits
* Generates up to 3 unique frequencies on 6 outputs up to 200 MHz from an external source. Functional upgrade for current CY2292 family. * Allows for 0 ppm Frequency Generation and Frequency Conversion under the most demanding applications. * Improves frequency accuracy over temperature, age, process, and initial offset.
Logic Block Diagram
XTALIN XTALOUT OSC. XBUF
CONFIGURATION FLASH
PLL1 11 BIT P 8 BIT Q PLL2 11 BIT P 8 BIT Q PLL3 11 BIT P 8 BIT Q 4x4 Crosspoint Switch
Divider /2,3, or 4
CLKE
SHUTDOWN/OE S0 S1 S2/SUSPEND
Divider 7 BIT Divider 7 BIT
CLKD
CLKC
Divider 7 BIT Divider 7 BIT
CLKB
CLKA
Cypress Semiconductor Corporation Document #: 38-07013 Rev. *D
*
3901 North First Street
*
San Jose
*
CA 95134 * 408-943-2600 Revised June 22, 2004
CY22392
Pin Configuration
CY22392 16-pin TSSOP
CLKC VDD AGND XTALIN XTALOUT XBUF CLKD CLKE 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 SHUTDOWN/OE S2/SUSPEND AVDD S1 S0 GND CLKA CLKB
Selector Guide
Part Number CY22392FC CY22392FI Outputs 6 6 Input Frequency Range Output Frequency Range Specifics Commercial Temperature Industrial Temperature 8 MHz-30 MHz (external crystal) Up to 200 MHz 1 MHz-166 MHz (reference clock) 8 MHz-30 MHz (external crystal) Up to 166 MHz 1 MHz-150 MHz (reference clock)
Pin Description
Name CLKC VDD AGND XTALIN XTALOUT XBUF CLKD CLKE CLKB CLKA GND S0 S1 AVDD S2/ SUSPEND SHUTDOWN/OE Pin Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Description Configurable clock output C Power supply Analog Ground Reference crystal input or external reference clock input Reference crystal feedback Buffered reference clock output Configurable clock output D Configurable clock output E Configurable clock output B Configurable clock output A Ground General Purpose Input for Frequency Control; bit 0 General Purpose Input for Frequency Control; bit 1 Analog Power Supply General Purpose Input for Frequency Control; bit 2. Optionally Suspend mode control input. Places outputs in three-state condition and shuts down chip when LOW. Optionally, only places outputs in tristate condition and does not shut down chip when LOW
Document #: 38-07013 Rev. *D
Page 2 of 8
CY22392
Operation
The CY22392 is an upgrade to the existing CY2292. The new device has a wider frequency range, greater flexibility, improved performance, and incorporates many features that reduce PLL sensitivity to external system issues. The device has three PLLs which, when combined with the reference, allow up to four independent frequencies to be output on up to six pins. These three PLLs are completely programmable. Configurable PLLs PLL1 generates a frequency that is equal to the reference divided by an 8-bit divider (Q) and multiplied by an 11-bit divider in the PLL feedback loop (P). The output of PLL1 is sent to the crosspoint switch. The output of PLL1 is also sent to a /2, /3, or /4 synchronous post-divider that is output through CLKE. The frequency of PLL1 can be changed by external CMOS inputs, S0, S1, S2. See the following section on General-Purpose Inputs for more details. PLL2 generates a frequency that is equal to the reference divided by an 8-bit divider (Q) and multiplied by an 11-bit divider in the PLL feedback loop (P). The output of PLL2 is sent to the crosspoint switch. PLL3 generates a frequency that is equal to the reference divided by an 8-bit divider (Q) and multiplied by an 11-bit divider in the PLL feedback loop (P). The output of PLL3 is sent to the cross-point switch. General-Purpose Inputs S0, S1, and S2 are general-purpose inputs that can be programmed to allow for eight different frequency settings. Options that may be switched with these general purpose inputs are as follows; the frequency of PLL1, the output divider of CLKB, and the output divider of CLKA. CLKA and CLKB both have 7-bit dividers that point to one of two programmable settings (register 0 and register 1). Both clocks share a single register control, so both must be set to register 0, or both must be set to register 1. For example: the part may be programmed to use S0, S1, and S2 (0,0,0 to 1,1,1) to control eight different values of P and Q on PLL1. For each PLL1 P and Q setting, one of the two CLKA and CLKB divider registers can be chosen. Any divider change as a result of switching S0, S1, or S2 is guaranteed to be glitch free. Crystal Input The input crystal oscillator is an important feature of this device because of its flexibility and performance features. The oscillator inverter has programmable drive strength. This allows for maximum compatibility with crystals from various manufacturers, processes, performances, and qualities. The input load capacitors are placed on-die to reduce external component cost. These capacitors are true parallel-plate capacitors for ultra-linear performance. These were chosen to reduce the frequency shift that occurs when non-linear load capacitance interacts with load, bias, supply, and temperature changes. Non-linear (FET gate) crystal load capacitors should not be used for MPEG, POTS dial tone, communications, or other applications that are sensitive to absolute frequency requirements. Document #: 38-07013 Rev. *D The value of the load capacitors is determined by six bits in a programmable register. The load capacitance can be set with a resolution of 0.375 pF for a total crystal load range of 6 pF to 30 pF. For driven clock inputs the input load capacitors may be completely bypassed. This enables the clock chip to accept driven frequency inputs up to 166 MHz. If the application requires a driven input, then XTALOUT must be left floating. Output Configuration Under normal operation there are four internal frequency sources that may be routed via a programmable crosspoint switch to any of the four programmable 7-bit output dividers. The four sources are: reference, PLL1, PLL2, and PLL3. In addition, many outputs have a unique capability for even greater flexibility. The following is a description of each output. CLKA's output originates from the crosspoint switch and goes through a programmable 7-bit post divider. The 7-bit post divider derives its value from one of two programmable registers. Each of the eight possible combinations of S0, S1, S2 controls which of the two programmable registers is loaded into CLKA's 7-bit post divider. See the section "General-Purpose Inputs" for more information. CLKB's output originates from the crosspoint switch and goes through a programmable 7-bit post divider. The 7-bit post divider derives its value from one of two programmable registers. Each of the eight possible combinations of S0, S1, and S2 controls which of the two programmable registers is loaded into CLKA's 7-bit post divider. See the section "General-Purpose" Inputs for more information. CLKC's output originates from the crosspoint switch and goes through a programmable 7-bit post divider. The 7-bit post divider derives its value from one programmable register. CLKD's output originates from the crosspoint switch and goes through a programmable 7-bit post divider. The 7-bit post divider derives its value from one programmable register. CLKE's output originates from PLL1 and goes through a post divider that may be programmed to /2, /3, or /4. XBUF is simply the buffered reference. The Clock outputs have been designed to drive a single point load with a total lumped load capacitance of 15 pF. While driving multiple loads is possible with the proper termination it is generally not recommended. Power Saving Features The SHUTDOWN/OE input three-states the outputs when pulled LOW. If system shutdown is enabled, a LOW on this pin also shuts off the PLLs, counters, the reference oscillator, and all other active components. The resulting current on the VDD pins will be less than 5 A (typical). After leaving shutdown mode, the PLLs will have to relock. The S2/SUSPEND input can be configured to shut down a customizable set of outputs and/or PLLs, when LOW. All PLLs and any of the outputs can be shut off in nearly any combination. The only limitation is that if a PLL is shut off, all outputs derived from it must also be shut off. Suspending a PLL shuts off all associated logic, while suspending an output simply forces a three-state condition.
Page 3 of 8
CY22392
Improving Jitter Jitter Optimization Control is useful in mitigating problems related to similar clocks switching at the same moment, causing excess jitter. If one PLL is driving more than one output, the negative phase of the PLL can be selected for one of the outputs (CLKA-CLKD). This prevents the output edges from aligning, allowing superior jitter performance. Power Supply Sequencing For parts with multiple VDD pins, there are no power supply sequencing requirements. The part will not be fully operational until all VDD pins have been brought up to the voltages specified in the "Operating Conditions" table. All grounds should be connected to the same ground plane.
Junction Temperature Limitations
It is possible to program the CY22392 such that the maximum Junction Temperature rating is exceeded. The package JA is 115 C/W. Use the CyClocksRT power estimation feature to verify that the programmed configuration meets the Junction Temperature and Package Power Dissipation maximum ratings.
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Supply Voltage ...............................................-0.5V to +7.0V
DC Input Voltage ............................-0.5V to + (AVDD + 0.5V) Storage Temperature ................................. -65C to +125C Junction Temperature...................................................125C Data Retention @ Tj = 125C.................................>10 years Maximum Programming Cycles .......................................100 Package Power Dissipation...................................... 350 mW Static Discharge Voltage (per MIL-STD-883, Method 3015) .......................................... 2000V Latch up (per JEDEC 17) .................................... > 200 mA
CyClocksRTTM Software
CyClocksRT is our second-generation application that allows users to configure this device. The easy-to-use interface offers complete control of the many features of this family including input frequency, PLL and output frequencies, and different functional options. Data sheet frequency range limitations are checked and performance tuning is automatically applied. CyClocksRT also has a power estimation feature that allows you to see the power consumption of your specific configuration. You can download a copy of CyClocksRT for free on Cypress's web site at www.cypress.com.
Operating Conditions[1]
Parameter VDD/AVDD TA CLOAD_OUT fREF Supply Voltage Commercial Operating Temperature, Ambient Industrial Operating Temperature, Ambient Max. Load Capacitance External Reference Crystal External Reference Clock[2], Commercial External Reference Clock , Industrial tPU Power-up time for all VDD's to reach minimum specified voltage (power ramps must be monotonic)
[2]
Description
Min. 3.135 0 -40 - 8 1 1 0.05
Typ. 3.3 - - - - - - -
Max. 3.465 +70 +85 15 30 166 150 500
Unit V C C pF MHz MHz MHz ms
Notes: 1. Unless otherwise noted, Electrical and Switching Characteristics are guaranteed across these operating conditions. 2. External input reference clock must have a duty cycle between 40% and 60%, measured at VDD/2.
Document #: 38-07013 Rev. *D
Page 4 of 8
CY22392
Electrical Characteristics
Parameter IOH IOL CXTAL_MIN CXTAL_MAX CLOAD_IN VIH VIL IIH IIL IOZ IDD Description Output High Current Output Low Current
[3] [3] [3]
Conditions VOH = VDD - 0.5, VDD = 3.3 V VOL = 0.5V, VDD = 3.3 V Capload at minimum setting Capload at maximum setting Except crystal pins CMOS levels,% of AVDD CMOS levels,% of AVDD VIN = AVDD - 0.3 V VIN = +0.3 V Three-state outputs 3.3V Power Supply; 2 outputs @ 166 MHz; 4 outputs @ 83 MHz 3.3V Power Supply; 2 outputs @ 20 MHz; 4 outputs @ 40 MHz
Min. 12 12 - - - 70% - - - - - - -
Typ. 24 24 6 30 7 - - <1 <1 100 50 5
Max. - - - - - - 30% 10 10 10 - - 20
Unit mA mA pF pF pF AVDD AVDD A A A mA mA A
Crystal Load Capacitance Input Pin Capacitance
[3]
Crystal Load Capacitance[3] HIGH-Level Input Voltage LOW-Level Input Voltage Input HIGH Current Input LOW Current Output Leakage Current Total Power Supply Current
IDDS
Total Power Supply Current in Shutdown active Shutdown Mode
Switching Characteristics
Parameter 1/t1 t2 Name Output Frequency[3, 4] Output Duty Cycle[3, 5] Description Clock output limit, Commercial Clock output limit, Industrial Duty cycle for outputs, defined as t2 / t1, Fout < 100 MHz, divider >= 2, measured at VDD/2 Duty cycle for outputs, defined as t2 / t1, Fout > 100 MHz or divider = 1, measured at VDD/2 t3 t4 t5 t6 t7 Rising Edge Slew Rate[3] Output clock rise time, 20% to 80% of VDD Falling Edge Slew Rate[3] Output three-state Timing[3] Clock Jitter[3, 6] Lock Time[3] Output clock fall time, 20% to 80% of VDD Time for output to enter or leave three-state mode after SHUTDOWN/OE switches Peak-to-peak period jitter, CLK outputs measured at VDD/2 PLL Lock Time from Power-up Min. - - 45% 40% 0.75 0.75 - - - Typ. - - 50% 50% 1.4 1.4 150 400 1.0 Max. 200 166 55% 60% - - 300 - 3 V/ns V/ns ns ps ms Unit MHz MHz
Notes: 3. Guaranteed by design, not 100% tested. 4. Guaranteed to meet 20%-80% output thresholds and duty cycle specifications. 5. Reference Output duty cycle depends on XTALIN duty cycle. 6. Jitter varies significantly with configuration. Reference Output jitter depends on XTALIN jitter and edge rate.
Document #: 38-07013 Rev. *D
Page 5 of 8
CY22392
Switching Waveforms
All Outputs, Duty Cycle and Rise/Fall Time
t1 t2 OUTPUT t3 t4
Output Three-State Timing
OE t5 ALL THREE-STATE OUTPUTS t5
CLK Output Jitter
t6 CLK OUTPUT
Frequency Change
SELECT OLD SELECT Fold OUTPUT NEW SELECT STABLE t7 Fnew
Test Circuit AVDD 0.1 F OUTPUTS CLK out CLOAD VDD 0.1 F GND
Document #: 38-07013 Rev. *D
Page 6 of 8
CY22392
Ordering Information
Ordering Code CY22392FC CY22392FI CY22392ZC-xxx CY22392ZI-xxx CY3672 Lead Free CY22392FXC CY22392FXI CY22392ZXC-xxx
[7] [7] [7]
Package Name Z16 Z16 Z16 Z16 FTG Development Kit Z16 Z16 Z16 Z16
Package Type 16-TSSOP 16-TSSOP 16-TSSOP 16-TSSOP
Operating Range Commercial (TA = 0C to 70C) Industrial (TA = -40C to 85C) Commercial (TA = 0C to 70C) Industrial (TA = -40C to 85C)
Operating Voltage 3.3V 3.3V 3.3V 3.3V
16-TSSOP 16-TSSOP 16-TSSOP 16-TSSOP
Commercial (TA = 0C to 70C) Industrial (TA = -40C to 85C) Commercial (TA = 0C to 70C) Industrial (TA = -40C to 85C)
3.3V 3.3V 3.3V 3.3V
CY22392ZXI-xxx[7]
Note: 7. The CY22392ZC-xxx and CY22392ZI-xxx are factory programmed configurations. Factory programming is available for high-volume design opportunities of 100 Ku/year or more in production. For more details, contact your local Cypress FAE or Cypress Sales Representative.
Package Diagram
16-lead TSSOP 4.40 MM Body Z16.173
PIN 1 ID
1
DIMENSIONS IN MM[INCHES] MIN. MAX. REFERENCE JEDEC MO-153
6.25[0.246] 6.50[0.256] 4.30[0.169] 4.50[0.177]
PACKAGE WEIGHT 0.05 gms PART # Z16.173 STANDARD PKG. ZZ16.173 LEAD FREE PKG.
16
0.65[0.025] BSC.
0.19[0.007] 0.30[0.012]
1.10[0.043] MAX.
0.25[0.010] BSC GAUGE PLANE 0-8
0.076[0.003] 0.85[0.033] 0.95[0.037] 0.05[0.002] 0.15[0.006] SEATING PLANE 0.50[0.020] 0.70[0.027] 0.09[[0.003] 0.20[0.008]
4.90[0.193] 5.10[0.200]
51-85091-*A
CyClocksRT is a trademark of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.
Document #: 38-07013 Rev. *D
Page 7 of 8
(c) Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges
CY22392
Document History Page
Document Title: CY22392 Three PLL General Purpose Flash Programmable Clock Generator Document Number: 38-07013 REV. ** *A ECN NO. 106738 108515 Issue Date 07/03/01 08/23/01 Orig. of Change TLG JWK Description of Change New Data Sheet Updates based on characterization results. Removed "Preliminary" heading. Added paragraph on Junction Temperature limitations and part configurations. Removed soldering temperature rating. Split crystal load into two typical specs representing digital settings range. Changed t5 max to 300 ns. Changed t7 typical to 1.0 ms. Preliminary to Final. Power up requirements added to Operating Conditions Information Added Lead Free Devices
*B *C *D
110052 121864 237811
12/09/01 12/14/02 See ECN
CKN RBI RGL
Document #: 38-07013 Rev. *D
Page 8 of 8


▲Up To Search▲   

 
Price & Availability of CY22392

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X